


# IPM61-BE

Revision: 1.00

PAGE	TITLE
01	BLOCK DIAGRAM
02	CHANGE HISTORY - 1
03	CHANGE HISTORY - 2
04	CLOCKS DISTRIBUTION
05	SIGNAL & RESET MAP
06	POWER FLOW
07	POWER DISTRIBUTION
08	POWER SEQUENCE
09~14	INTEL CPU_SOCKET1155(1~6)
15	PLTRST_CPU# & RSMRST#
16~18	DDR3 & TERMINATION
19~27	INTEL_PCH(1~9)
28	PCH_DPWROK & SUS_ACK#
29	*****
30	VGA CONNECTOR
31	DVI-D CONNECTOR
32	PCI EXPRESS X16 SLOT
33	PCI SLOT
34	PCI EXPRESS X1 SLOT x2
35	INTEL 82579 LAN CONTROLLER
36	RJ45+USB2.0 CONNECTOR
37	PRINT PORT
38	SERIAL PORT
39	USB 3.0 CONTROLLER
40	USB 3.0 POWER
41~42	RJ45+USB 3.0 CONTROLLER
43~46	REALTEK ALC892 AUDIO CIRCUIT
47	PCI-E to PCI Bridge
48~49	USB HEADER
50	SATA CONN
51	SATA 3.0 CONTROLLER
52~53	SUPER I/O -WINBOND W83677
54	SMBUS CONTROL
55	TPM
56~57	FAN circuit
58	FRONT PANEL CIRCUIT
59	SPI ROM
60	ATX POWER 24P CONNECTOR
61	+3VA & +3VSB & +5VSB
62	+1P5V_DUAL
63	+VTT_DDR & +1P5V_DUAL_EN
64	+1P8V FOR SATA3.0 CONTROLLER
65	VSA_OV Function
66	+0P925V_SA & +1P05V_PCH
67	5V DUAL POWER
68	+1P8V_SFR
69	+1V_USB3 & VRM_EN
70	+3P3V_LAN & +3P3V_ME
71~72	+1P05V_CPUIO
73~75	VCORE CONTROLLER + DRIVER
76	+V_AXG DRIVER
77	PS2 + USB CONN



## CAD Note:

Property: BOM

I = Installed Part.

NI = Not Installed Part.

PROTO = PROTO Phase Only.

VP = Virtual Part.

**<Version Name> DECATRON DT-MB RESTRICTED SECRET**

**PEGATRON** Title : CHANGE HISTORY-1

Pegatron Corp.

Engineer: *Livy\_Zhu*

Size

A2

AS IPMSB  
Date: Friday, September 24, 2010

Date: Friday, September 24, 2010	Sheet 2 of 8
----------------------------------	--------------

Sheet 2 of 3

## Schematics Change History

[illegible]

**CAD Note:**

Default component footprint is SMD 0402, Y5V, 5% type. Difference footprint show on schematics.

Property: BOM

I = Installed Part.


NI = Not Installed Part.

PROTO = PROTO Phase Only.


VP = Virtual Part.




<div style="text-align: center;"> <b>&lt; PEGATRON DT-MB RESTRICTED SECRET</b>  <b>PEGATRON</b>    Title : <b>CHANGE HISTORY-2</b> </div>			
<b>Pegatron Corp.</b>		<b>Engineer:</b> <i>Livy Zhu</i>	
Size <b>A3</b>	Project Name <b>IPMSB-BE/CR</b>	Rev 1.00	
Date: <b>Friday, September 24, 2010</b>		Sheet <b>3</b> of <b>83</b>	

PCH Buffer Through Mode for Pre-Silicon



Intel AMT 7.0 and non-DSW supported






Note: lxx/loo means  
ltdc/lmax

	<b>CPU Sandy Bridge</b>
+VCORE	-> 95A(TDC) - 95W
+1P05V_CPUIO	-> 17A(I <sub>max</sub> ) - W
+0P925V_SA	-> 8.8A(I <sub>max</sub> ) - W
+V_AXG	-> 25A(TDC) - W
	<b>CLOCK GEN</b>
+3P3V	-> 125mA - W
	<b>PCH</b>
+1P05V_PCH	-> 5.831A - W
+1P05V_CPUIO	-> 0.043A - W
+1P8V_SFR	-> 0.16A - W
+3P3V	-> 0.267A - W
+3P3VSB	-> 0.107A - W
+1P05V_ME	-> 1.01A - W
+3P3V_ME	-> 0.02A - W
+3P3VA	-> 0.002A - W
+BATT	RTC(G3) -> 6uA - 0.0198mW
	<b>DDR2 DIMM (4) &amp; Termination</b>
+1P5V_DUAL	VDD (S0, S1, S3) -> 7.5 A - 11.25W
+VTT_DDR(0.75V)	SM VTT (S0, S1) -> 1A - 0.75W

	<b>PCI Express x 1</b>
+12V	-> 5A - 60W
+3P3V	-> 3.0A - 9.9W
+3P3VSB	WAKE -> 0.375A - 1.24W No WAKE-> 20mA - 66mW
	<b>PCI Express x 16</b>
+12V	-> 5.5A - 66W
+3P3V	-> 3.0A - 9.9W
+3P3VSB	WAKE -> 0.375A - 1.24W No WAKE-> 20mA - 66mW
	<b>PCI SLOTS</b>
+12V	-> 0.5A - 6W
-12V	-> 0.1A - 1.2W
+5V	-> 5.0A - 25W
+3P3V	-> 7.6A - 25.08W
+3P3VSB	WAKE -> 0.375A - 1.24W No WAKE-> 20mA - 66mW
	<b>INTEL 82579</b>
+3P3V_LAN	-> mA - 720mW
	<b>83677</b>
+3P3V	-> 35mA - mW
	<b>ALC892</b>
+3P3V	-> mA - mW


	<b>FL1009 USB3.0</b>
+3P3V	-> mA - W
+1P05V_USB	-> mA - W
	<b>USB 14 PORTS</b>
+5V_DUAL_B/F	(S0, S1) -> 7A - 35W
	<b>DVI</b>
+5V	-> mA - mW
	-> mA - mW
	<b>FANS</b>
+12V	-> 1.2A - 14.4W
	<b>PS2 KB/MS</b>
+5V_DUAL	(S0, S1) -> 0.345A - 1.73W (S3) -> 2mA - 10mW
	<b>SP1</b>
+3P3V_ME	-> 30mA - 99mW

# S5 to S0 Power Sequence









DDR3\_B

SOCKET\_1155P

NOTE:  
For ECC DIMM



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : DDR3\_B 2-6

Pegatron Corp. Engineer: Livy\_Zhu

Size A3 Project Name IPMSB-BE/CR Rev 1.00

Date: Friday, September 24, 2010 Sheet 10 of 83



www.aitech1.ru


PEGATRON DT-MB RESTRICTED SECRET


**PEGATRON** Title : PCIE/DMI/FDI 3-6

Pegatron Corp. Engineer: Livy\_Zhu






Size A3 Project Name IPMSB-BE/CR Rev 1.00

Date: Friday, September 24, 2010 Sheet 11 of 83






SOCKET\_1155P





Inside processor socket cavity  
8/17: change to 22UF 11X234226160



SOCKET\_1155P

www.atech1.ru





PEGATRON DT-MB RESTRICTED SECRET


**PEGATRON** Title : PLTRST\_CPU#

Pegatron Corp. Engineer: Livy\_Zhu


Size A3	Project Name IPMSB-BE/CR	Rev 1.00
------------	-----------------------------	-------------


Date: Friday, September 24, 2010 Sheet 15 of 83




















NOTE: Strapping Options Flash

GNT1#	SATA1GP /GPIO19	Boot Device
0	0	LPC
1	0	PCI
1	1	SPI



www.aitech1.ru



0901: Change PCH P/N directly to 0200-00J80IN (ES2 C.S 908095 B0 QMZF BGA942 )

PEGATRON DT-MB RESTRICTED SECRET

**PEGATRON** Title : PC/SM/SPI/RTC-1.9


Pegatron Corp. Engineer: *Livy\_Zhu*

Size A3	Project Name IPMSB-BE/CR	Rev 1.00
---------	--------------------------	----------

Date: Friday, September 24, 2010 Sheet 19 of 83


USB ports 6,7,12,13 are disabled for H61

NOTE:  
Used for for DMI, PCIe(Pcie 2.0 jitter spec compliant).



NOTE:  
trace length < 450 mils

www.aitech1.ru




USB

PCIE

For BE: Front USB Header  
For CR: LAN+USB

NOTE:  
Used for integrated graphics, generate USB backbone,  
24MHz HDA bit, and 48MHz clock.



NOTE:  
trace length < 200 mils

NOTE:

SR40	SR41	Description
I	NI	iAMT
NI	I	non iAMT

NOBOM ST21 1 TP CL CLK1 IPU 32/ IPD 100 BA50  
NOBOM ST22 1 TP CL DATA1 IPU 32/ IPD 100 BF50  
NOBOM ST23 1 TP CL\_RST1# BF49

NOBOM ST38 1 TP SU1 PWM0 BN21 PWM0  
NOBOM ST39 1 TP SU1 PWM1 BT21 PWM1  
NOBOM ST25 1 TP SU1 PWM2 BM20 PWM2  
NOBOM ST44 1 TP SU1 PWM3 BN19 PWM3

GPI Core IPU 20K BT17 TACH0/GPIO17  
GPI Core IPU 20K BR19 TACH1/GPIO1  
GPI Core IPU 20K BA22 TACH2/GPIO6  
GPI Core IPU 20K BR16 TACH3/GPIO7  
GPI Core IPU 20K BU16 TACH4/GPIO68  
Native Core IPU 20K BM18 TACH5/GPIO69  
Native Core IPU 20K BP17 TACH6/GPIO70  
Native Core IPU 20K BP17 TACH7/GPIO71

SST IPD 10K BC43 SST

Board ID 0 GPI Core BA53 SCLOCK/GPIO22  
Board ID 1 GPI Core BE54 SLOAD/GPIO38  
Board ID 2 GPI Core BF55 SDATAOUT0/GPIO39  
GPI Core AW53 SDATAOUT1/GPIO48

CLKIN\_SATA\_N AF55  
CLKIN\_SATA\_P AG56

SR38 10K mx\_r0402  
SR39 10K mx\_r0402

AY20 NC\_1

SU1C

CLINK

CL\_CLK1  
CL\_DATA1  
CL\_RST1#

FAN

GPIO

SCLOCK/GPIO22  
SLOAD/GPIO38  
SDATAOUT0/GPIO39  
SDATAOUT1/GPIO48

CLKIN\_SATA\_N  
CLKIN\_SATA\_P

HOST

A20GATE  
INIT3\_3V#  
RCIN#  
SERIRO  
THRMTRIP#  
PECI  
PMSYNCH

COUGARPOINT

SATA0RXN AC56  
SATA0RXP AB55  
SATA0TXN AE46  
SATA0TXP AE44  
  
SATA1RXN AA53  
SATA1RXP AA58  
SATA1TXN AG49  
SATA1TXP AG47  
  
SATA2RXN AL50  
SATA2RXP AL49  
SATA2TXN AL56  
SATA2TXP AL53  
  
SATA3RXN AN46  
SATA3RXP AN44  
SATA3TXN AN56  
SATA3TXP AM55  
  
SATA4RXN AN49  
SATA4RXP AN50  
SATA4TXN AT50  
SATA4TXP AT49  
  
SATA5RXN AT46  
SATA5RXP AT44  
SATA5TXN AV50  
SATA5TXP AV49

SATA0GP/GPIO21 BC54 GPI Core  
SATA1GP/GPIO19 AY52 GPI Core IPU 20K  
SATA2GP/GPIO36 BB55 GPI Core IPD 20K  
SATA3GP/GPIO37 BG53 GPI Core IPD 20K  
SATA4GP/GPIO18 AU58 GPI Core  
SATA5GP/GPIO49 BA56 GPI Core

SATAICOMP AJ55  
SATAICOMP AJ53  
SATA3COMP AE54  
SATA3COMP AE52  
SATALED# BF57

TP16 AE50  
SATA3RBIAS AC52

BB57 IPU 20K INIT3\_3V#  
BN56 IPU 20K  
BG56 IPU 20K  
AV52 IPU 20K  
E56 IPU 20K  
H48 IPU 20K  
E55 IPU 20K

SATA\_RXN0 50  
SATA\_RXP0 50  
SATA\_TXN0 50  
SATA\_TXP0 50  
  
SATA\_RXN1 50  
SATA\_RXP1 50  
SATA\_TXN1 50  
SATA\_TXP1 50  
  
SATA\_RXN4 50  
SATA\_RXP4 50  
SATA\_TXN4 50  
SATA\_TXP4 50  
  
SATA\_RXN5 50  
SATA\_RXP5 50  
SATA\_TXN5 50  
SATA\_TXP5 50

SATA1GP/GPIO19 AY52 GPI Core IPU 20K  
SATA2GP/GPIO36 BB55 GPI Core IPD 20K  
SATA3GP/GPIO37 BG53 GPI Core IPD 20K  
SATA4GP/GPIO18 AU58 GPI Core  
SATA5GP/GPIO49 BA56 GPI Core

SATAICOMP AJ55  
SATAICOMP AJ53  
SATA3COMP AE54  
SATA3COMP AE52  
SATALED# BF57

TP16 AE50  
SATA3RBIAS AC52

BB57 IPU 20K INIT3\_3V#  
BN56 IPU 20K  
BG56 IPU 20K  
AV52 IPU 20K  
E56 IPU 20K  
H48 IPU 20K  
E55 IPU 20K

NI SR74 1K mx\_r0402  
NI HC8 51 0.1UF/16V X7R 10% mx\_c0402  
NI O2C23 0.1UF/16V mx\_c0402

+1P05V\_CPU10  
SR83 51  
mx\_r0402  
CATERR# GPI  
CATERR# BASE  
1 B  
PQ28 PMBS3904  
12.79 CATERR#

+3P3V +3P3V +3P3V +3P3V  
IN SR60 10K mx\_r0402  
IN SR45 10K mx\_r0402  
IN SR48 10K mx\_r0402

+3P3V +3P3V +3P3V +3P3V  
SR82 10K mx\_r0402  
SR88 10K mx\_r0402  
SR85 10K mx\_r0402  
SR86 10K mx\_r0402

HD\_LED# 58

Fab.ID	GPIO49	GPIO16
1.00	0	0
1.01	0	1

SIOD5 3  
BAT54AW  
NI mx\_r0402  
SR43  
TPM\_SERIRQ 55  
A20GATE 53  
RST\_KB# 53  
SERIRO 53  
H\_THMTRIP# 12  
PECI\_PCH 12  
PM\_SYNC 12


PEGATRON DT-MB RESTRICTED SECRET

**PEGATRON** Title : SATA/HOST/FAN 3-9

Pegatron Corp. Engineer: *Livy\_Zhu*

Size A3	Project Name <b>IPMSB-BE/CR</b>	Rev 1.00
------------	------------------------------------	-------------


Date: Friday, September 24, 2010 Sheet 21 of 83




NOTE: HDA\_SYNC  
On-die PLL VR voltage selector.  
Hi: supplied by 1.5V.  
Low: supplied by 1.8V.

NOTE: HDA\_SDO  
Disable ME in Manufacturing Mode  
--> connect to GND.

NOTE:  
For platform not supporting deep sleep connect directly to RSMRST#.  
The DSW rails must be stable for at least 10 ms before DPWROK is asserted to PCH.




COUGARPOINT




PIN	HIGH	LOW	DESCRIPTION
GPIO8	BTM	FCIM	Clock validation
GPIO15	Enable	Disable	TLS confidentiality
GPIO28	Enable	Disable	On-Die PLL VR

## SU1E

Y18  
Y17  
AB18  
AB17TP6  
TP7  
TP8  
TP930 VGA\_DDCA\_CLK  
30 VGA\_DDCA\_DATAAW3  
AW1CMT\_DDC\_CLK  
CMT\_DDC\_DATACMT\_HSYNC  
CMT\_VSYNC  
CMT\_RED  
CMT\_GREEN  
CMT\_BLUEAR4  
AR2  
AN6  
AN2  
AM1VGA\_HSYNC 3P3V  
VGA\_VSYNC 3P3V  
VGA\_RED S  
VGA\_GREEN S  
VGA\_BLUE SSR245  
SR2461  
233  
33mx\_r0402  
mx\_r0402JP20  
JP21  
JP222  
2  
2SHORT\_PIN  
NOBOM  
SHORT\_PIN  
NOBOM  
SHORT\_PIN  
NOBOMVGA\_HSYNC 30  
VGA\_VSYNC 30  
VGA\_RED 30  
VGA\_GREEN 30  
VGA\_BLUE 30NOTE:  
Place RGB resistors close to PCH within 250milsDAC\_IREF  
CMT\_IRTNAT3  
AM6

DACREFSET

GND

Replace DACREFSET resistor  
close to PCH within 500milsDDPB\_0P  
DDPB\_0N  
DDPB\_1P  
DDPB\_1N  
DDPB\_2P  
DDPB\_2N  
DDPB\_3P  
DDPB\_3NR14  
R12  
M11  
M12  
H8  
K8  
L5  
M3DVI\_TMDSB\_DATA0# 31  
DVI\_TMDSB\_DATA0# 31  
DVI\_TMDSB\_DATA1# 31  
DVI\_TMDSB\_DATA1# 31  
DVI\_TMDSB\_DATA2# 31  
DVI\_TMDSB\_DATA2# 31  
DVI\_TMDSB\_CLK# 31  
DVI\_TMDSB\_CLK# 31SDVO\_INTP  
SDVO\_INTN  
SDVO\_STALLP  
SDVO\_STALLN  
SDVO\_TVCLKINP  
SDVO\_TVCLKINNU2  
T3  
U3  
U5  
U8  
U9IPD 50  
IPD 50  
IPD 50  
IPD 50  
IPD 50  
IPD 50SDVO\_INTP  
SDVO\_INTN  
SDVO\_INTP  
SDVO\_INTNST78  
ST79NOBOM  
NOBOMDDPC\_0P  
DDPC\_0N  
DDPC\_1P  
DDPC\_1N  
DDPC\_2P  
DDPC\_2N  
DDPC\_3P  
DDPC\_3NL2  
J3  
G2  
G4  
E3  
E5  
E4  
E2TP\_PCH L2  
TP\_PCH J3  
TP\_PCH G2  
TP\_PCH G4  
TP\_PCH F3  
TP\_PCH F5  
TP\_PCH E4  
TP\_PCH E2ST90  
ST93  
ST94  
ST102  
ST103  
ST104  
ST130  
ST139NOBOM  
NOBOM  
NOBOM  
NOBOM  
NOBOM  
NOBOM  
NOBOM  
NOBOMDDPD\_0P  
DDPD\_0N  
DDPD\_1P  
DDPD\_1N  
DDPD\_2P  
DDPD\_2N  
DDPD\_3P  
DDPD\_3ND5  
B5  
C5  
D7  
B7  
C9  
E11  
B11TP\_PCH D5  
TP\_PCH B5  
TP\_PCH C5  
TP\_PCH D7  
TP\_PCH B7  
TP\_PCH C9  
TP\_PCH E11  
TP\_PCH B11ST146  
ST147  
ST148  
ST149  
ST143  
ST142  
ST145  
ST144NOBOM  
NOBOM  
NOBOM  
NOBOM  
NOBOM  
NOBOM  
NOBOM  
NOBOMNOBOM ST84  
NOBOM ST831  
1TP\_PCH DDPDAUXP  
TP\_PCH DDPDAUXNU14  
U12DDPC\_AUXP  
DDPC\_AUXNNOBOM ST86  
NOBOM ST851  
1TP\_PCH DDPC\_CTRLCLK  
TP\_PCH DDPC\_CTRLCLKAL12  
AL14DDPC\_CTRLCLK  
DDPC\_CTRLCLKNOBOM ST76  
NOBOM ST771  
1TP\_PCH DDPDAUXP  
TP\_PCH DDPDAUXNN6  
R6DDPD\_AUXP  
DDPD\_AUXNNOBOM ST89  
NOBOM ST881  
1TP\_PCH DDPD\_CTRLCLK  
TP\_PCH DDPD\_CTRLCLKAL9  
AL8DDPD\_CTRLCLK  
DDPD\_CTRLCLKNOBOM ST89  
NOBOM ST881  
1TP\_PCH DDPD\_CTRLCLK  
TP\_PCH DDPD\_CTRLCLKAL9  
AL8DDPD\_CTRLCLK  
DDPD\_CTRLCLKNOBOM ST89  
NOBOM ST881  
1TP\_PCH DDPD\_CTRLCLK  
TP\_PCH DDPD\_CTRLCLKAL9  
AL8DDPD\_CTRLCLK  
DDPD\_CTRLCLKNOBOM ST89  
NOBOM ST881  
1TP\_PCH DDPD\_CTRLCLK  
TP\_PCH DDPD\_CTRLCLKAL9  
AL8DDPD\_CTRLCLK  
DDPD\_CTRLCLKNOBOM ST89  
NOBOM ST881  
1TP\_PCH DDPD\_CTRLCLK  
TP\_PCH DDPD\_CTRLCLKAL9  
AL8DDPD\_CTRLCLK  
DDPD\_CTRLCLKNOBOM ST89  
NOBOM ST881  
1TP\_PCH DDPD\_CTRLCLK  
TP\_PCH DDPD\_CTRLCLKAL9  
AL8DDPD\_CTRLCLK  
DDPD\_CTRLCLKNOBOM ST89  
NOBOM ST881  
1TP\_PCH DDPD\_CTRLCLK  
TP\_PCH DDPD\_CTRLCLKAL9  
AL8DDPD\_CTRLCLK  
DDPD\_CTRLCLKNOBOM ST89  
NOBOM ST881  
1TP\_PCH DDPD\_CTRLCLK  
TP\_PCH DDPD\_CTRLCLKAL9  
AL8DDPD\_CTRLCLK  
DDPD\_CTRLCLK

DVI

www.altech1.ru

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : VGA/DP/HDMI 5-9

Pegatron Corp. Engineer: Livy\_Zhu

Size A3 Project Name IPMSB-BE/CR Rev 1.00

Date: Friday, September 24, 2010 Sheet 23 of 83



## SU1F

11 FDI\_TXN0  
11 FDI\_TXP0  
11 FDI\_TXN1  
11 FDI\_TXP1  
11 FDI\_TXN2  
11 FDI\_TXP2  
11 FDI\_TXN3  
11 FDI\_TXP3  
11 FDI\_TXN4  
11 FDI\_TXP4  
11 FDI\_TXN5  
11 FDI\_TXP5  
11 FDI\_TXN6  
11 FDI\_TXP6  
11 FDI\_TXN7  
11 FDI\_TXP7

C42 FDI\_RXN0  
B43 FDI\_RXP0  
F45 FDI\_RXN1  
F43 FDI\_RXP1  
H41 FDI\_RXN2  
J41 FDI\_RXP2  
C46 FDI\_RXN3  
D47 FDI\_RXP3  
B45 FDI\_RXN4  
A46 FDI\_RXP4  
B47 FDI\_RXN5  
C49 FDI\_RXP5  
J43 FDI\_RXN6  
H43 FDI\_RXP6  
M43 FDI\_RXN7  
P43 FDI\_RXP7

## FDI

FDI\_FSYNCO  
FDI\_LSYNCO  
FDI\_FSYNC1  
FDI\_LSYNC1  
FDI\_INT

B51 FDI\_FSYNCO 11  
E49 FDI\_LSYNCO 11  
C52 FDI\_FSYNC1 11  
D51 FDI\_LSYNC1 11  
H46 FDI\_INT 11

## RSD

12 NVR\_CLE  
NOBOM ST91 1 TP NVR RB# Y41U1 400 Y41  
NOBOM ST92 1 TP NVR RE# WRB0 M50 M50  
NOBOM ST95 1 TP NVR WE# CK1 J57 J57  
NOBOM ST96 1 TP NVR CE#3 G56 G56  
NOBOM ST97 1 TP NVR CE#2 AB46 AB46  
NOBOM ST98 1 TP NVR CE#1 K49 K49  
NOBOM ST99 1 TP NVR CE#0 K50 K50  
NOBOM ST100 1 TP NVR DQS0 Y44 Y44  
NOBOM ST101 1 TP NVR DQS1 L53 L53

Reserved\_001  
Reserved\_002  
Reserved\_003  
Reserved\_004  
Reserved\_005  
Reserved\_006  
Reserved\_007  
Reserved\_008  
Reserved\_009  
Reserved\_010  
Reserved\_011  
Reserved\_012  
Reserved\_013  
Reserved\_014  
Reserved\_015  
Reserved\_016  
Reserved\_017  
Reserved\_018  
Reserved\_019  
Reserved\_020  
Reserved\_021  
Reserved\_022  
Reserved\_023  
Reserved\_024  
Reserved\_025  
Reserved\_026  
Reserved\_027  
Reserved\_028  
Reserved\_029

## CLOCK

CLKOUT\_ITPXDP\_N  
CLKOUT\_ITXPDP\_P

CLKOUT\_DMI\_N  
CLKOUT\_DMI\_P

CLKOUT\_DP\_N  
CLKOUT\_DP\_P

CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P

CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P

CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P

CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P

CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P

CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P

CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P


CLKOUT\_PEG\_A\_N  
CLKOUT\_PEG\_A\_P

CLKOUT\_PEG\_B\_N  
CLKOUT\_PEG\_B\_P

CLKOUT\_FLEX0/GPIO64  
CLKOUT\_FLEX1/GPIO65  
CLKOUT\_FLEX2/GPIO66  
CLKOUT\_FLEX3/GPIO67

R52 CK\_100M\_CPUXDP# 82  
N52 CK\_100M\_CPUXDP 82  
P31 CK\_100M\_DMI# 12  
R31 CK\_100M\_DMI 12  
N56 TP CLKOUT\_DP# CLKOUT\_BCLK# 1 ST40 NOBOM  
M55 TP CLKOUT\_DP# CLKOUT\_BCLK# 1 ST41 NOBOM  
AE2 CK\_100M\_USB3# 39  
AE1 CK\_100M\_USB3 39  
AB3 CK\_100M\_PCHXDP# 83  
AA2 CK\_100M\_PCHXDP 83  
AF3 CK\_100M\_BRIDGE# 47  
AG2 CK\_100M\_BRIDGE 47  
Y9 CK\_100M\_PE2# 34  
Y8 CK\_100M\_PE2 34  
AB9 CK\_100M\_PE3# 34  
AB8 CK\_100M\_PE3 34  
AB12 CK\_100M\_LAN# 35  
AB14 CK\_100M\_LAN 35  
AA5 CK\_100M\_SATA3# 51  
W5 CK\_100M\_SATA3 51  
AE6 TP CPU AE6 1 ST42 NOBOM  
AC6 TP CPU AC6 1 ST43 NOBOM  
AG8 CK\_100M\_PE16# 32  
AG9 CK\_100M\_PE16 32  
AE12 TP CLKOUT\_PEG\_B# 1 ST54 NOBOM  
AE11 TP CLKOUT\_PEG\_B 1 ST55 NOBOM  
AT11 IPD 20K PCH CLKOUT\_PCIO 1 SR251 1 2 22 OHM  
AN14 IPD 20K PCH CLKOUT\_PCII 1 SR275 1 2 22 OHM  
AT12 IPD 20K PCH CLKOUT\_PCII 1 N/SR277 1 2 22 OHM  
AT17 IPD 20K PCH CLKOUT\_PCII 1 ST164 NOBOM  
AT14 IPD 20K PCH CLKOUT\_PCII 1 SR253 1 2 22 OHM  
AT9 IPD 20K CLKOUT\_FLEX0 GPIO64 1 ST57 NOBOM  
BA5 IPD 20K PCH CLKOUT\_FLEX1 48M SIO SR152 1 2 22 OHM  
AW5 IPD 20K CLKOUT\_FLEX0 GPIO66 1 ST162 NOBOM  
BA2 IPD 20K CLKOUT\_FLEX0 GPIO67 1 ST163 NOBOM  
CK\_48M\_SIO 53  
CK\_33M\_SIO 53  
CK\_33M\_DEBUG 80  
CK\_33M\_TPM 55  
CK\_33M\_PCIFB 19  
CK\_48M\_SIO 53  
CK\_33M\_SIO 53  
CK\_33M\_DEBUG 80  
CK\_33M\_TPM 55  
CK\_33M\_PCIFB 19

NOTE:  
CLKIN\_BCLK(CLKIN\_GND0): Optional(BTM usage)  
CLKIN\_DMI2(CLKIN\_GND1): Optional(BTM usage)



## NOTE:

1. Prioritize 27/14/24/48/25-MHz FLEX on FLEX1/3.
2. Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0/2 if more than 2 PCI clocks + PCI loopback are routed.
3. With 2 PCI clocks routed (or less), prioritize the FLEX clocks to FLEX1/3
  - a. 27MHz(SSC/non-SSC)
  - b. 14.31818MHz
  - c. 24/48
  - d. 25MHz


PEGATRON DT-MB RESTRICTED SECRET

**PEGATRON** Title : CLK/NVRAM/FDI 6-9

Pegatron Corp. Engineer: *Livy\_Zhu*

Size A3	Project Name <b>IPMSB-BE/CR</b>	Rev 1.00
Date: Friday, September 24, 2010	Sheet 24 of 83	






NOTE:  
Install those cap during initial power-on.


NOTE:  
Splitting 2 power trace/shape  
on pin Y20/Y22/V22 to other pins.

NOTE:  
Trace needs  
to be at least  
20 mils width  
with full VSS/  
VCC reference  
plane

NOTE:  
Splitting 2 power trace/shape



NOTE:  
Install SCB12 during initial power-on.



SU1G

COUGARPOINT

VccCore\_001  
VccCore\_002  
VccCore\_003  
VccCore\_004  
VccCore\_005  
VccCore\_006  
VccCore\_007  
VccCore\_008  
VccCore\_009  
VccCore\_010  
VccCore\_011  
VccCore\_012  
VccCore\_013  
VccCore\_014  
VccCore\_015  
VccCore\_016  
VccCore\_017  
VccCore\_018  
VccCore\_019  
VccCore\_020  
VccCore\_021  
VccCore\_022

VccIO\_018  
VccSSC\_01  
VccSSC\_02  
VccIO\_001  
VccIO\_002  
VccIO\_003  
VccIO\_004  
VccIO\_013  
VccIO\_012  
VccIO\_014

VccDIFFCLKN\_01  
VccDIFFCLKN\_02  
VccDIFFCLKN\_03

VccASW\_004  
VccASW\_005  
VccASW\_006  
VccASW\_007  
VccASW\_008  
VccASW\_009  
VccASW\_010  
VccASW\_011  
VccASW\_012  
VccASW\_013  
VccASW\_014  
VccASW\_015  
VccASW\_016  
VccASW\_017  
VccASW\_018  
VccASW\_019  
VccASW\_020  
VccASW\_021  
VccASW\_022  
VccASW\_023

VccASW\_003  
VccASW\_002  
VccASW\_001

VccADAC  
VccADPLL  
VccADPLLB

VccADPLLB

VccADPLLB

VccADPLLB

VccADPLLB

VccADPLLB

VccADPLLB

VccADPLLB

VccADPLLB

VccADPLLB

VccADPLLB

VccCore\_024  
VccCore\_025  
VccCore\_026  
VccCore\_027  
VccCore\_028  
VccCore\_029  
VccCore\_030  
VccCore\_031  
VccCore\_032  
VccCore\_033  
VccCore\_034  
VccCore\_035  
VccCore\_036  
VccCore\_037

VccIO\_018  
VccSSC\_01  
VccSSC\_02  
VccIO\_001  
VccIO\_002  
VccIO\_003  
VccIO\_004  
VccIO\_013  
VccIO\_012  
VccIO\_014

VccDIFFCLKN\_01  
VccDIFFCLKN\_02  
VccDIFFCLKN\_03

VccASW\_004  
VccASW\_005  
VccASW\_006  
VccASW\_007  
VccASW\_008  
VccASW\_009  
VccASW\_010  
VccASW\_011  
VccASW\_012  
VccASW\_013  
VccASW\_014  
VccASW\_015  
VccASW\_016  
VccASW\_017  
VccASW\_018  
VccASW\_019  
VccASW\_020  
VccASW\_021  
VccASW\_022  
VccASW\_023

VccASW\_003  
VccASW\_002  
VccASW\_001

VccADAC  
VccADPLL  
VccADPLLB

VccADPLLB

VccADPLLB

VccADPLLB

VccADPLLB

VccADPLLB

VccADPLLB

VccADPLLB

VccADPLLB

VccADPLLB

VccADPLLB

NOTE:  
Splitting 2 power trace/shape  
on pins AV24/AV26 to AY25/AY27,  
and AE40 to AG38/AG40.

NOTE:  
Splitting 2 power traces  
on pins AC20 to AE20.

NOTE:  
VccAFDIPLL and VccACik  
can be NC in on-die VR mode.

VccAFDIPLL  
VccACik

VccAPLLEXP

VccAPLLSATA

VccAPLLDMI2

VccCLKDMI

VccADAC

VccADPLL

VccADPLLB

VccADPLLB

VccADPLLB

VccADPLLB

VccADPLLB

VccADPLLB

VccADPLLB


VccADPLLB

VccADPLLB

VccADPLLB

VccADPLLB

NOTE:  
VccAPLLEXP, VccAPLLSATA, and VccAPLLDMI2 can be NC  
in On-Die VR mode.




PEGATRON DT-MB RESTRICTED SECRET



PEGATRON Title : VCC/PLL 7-9

Pegatron Corp. Engineer: Liny\_Zhu


Size A3 Project Name IPMSB-BE/CR

Date: Friday, September 24, 2010 Sheet 25 of 83






NOTE:  
BOM option depend on thermal result




## PCH\_DPWROK



**SUS\_ACK#**

NOTE:  
Check voltage level of SUS\_ACK# of PCH  
and decide resistor value of SR199.



**PEGATRON DT-MB RESTRICTED SECRET**

**PEGATRON** Title : PCH\_DPWROK & SUS\_ACK#

Pegatron Corp. Engineer: *Livy\_Zhu*

Size A3	Project Name <b>IPMSB-BE/CR</b>	Rev 1.00
------------	------------------------------------	-------------

www.aitech1.ru

PEGATRON DT-MB RESTRICTED SECRET


**PEGATRON** Title :

Pegatron Corp. Engineer: *Livy\_Zhu*

Size A3	Project Name <b>IPMSB-BE/CR</b>	Rev 1.00
Date: Friday, September 24, 2010		Sheet 29 of 83

Install the VD1/VD2/VD3/VD4/VD5 diode to prevent from ESD issue

NOTE:



NOTE:  
Place there VGA filter  
components within 500  
mils of the VGA connector


<Variant Name>

**PEGATRON** Title : **VGA PORT**


Pegatron Corp. Engineer: **Livy\_Zhu**

Size	Project Name	Rev
A3	IPMSB-BE/CR	1.00

Date: Wednesday, October 13, 2010 Sheet 30 of 83



PCI EXPRESS X16 Graphics Card Slot



**TOP SIDE VIEW**

**BOTTOM SIDE VIEW**

**PEGATRON DT-MB RESTRICTED SECRET**


**PEGATRON** Title : PCI EXPRESS X16 SLOT

Pegatron Corp. Engineer: Livy Zhu

Size	Project Name	Rev
10	IRMSB RE/CR	100


A3	IFMSB-BE/CK	1.00
Date: Friday, September 24, 2010	Sheet 32 of 83	






BOTTOM SIDE VIEW

# PCI Express x1 SLOT



www.aitech1.ru

# PCI Express x1 SLOT



PEGATRON DT-MB RESTRICTED SECRET


**PEGATRON** Title : PCI EXPRESS X1 SLOT

Pegatron Corp. Engineer: Livy Zhu

Size A3 Project Name **IPMSB-BE/CR** Rev 1.00

Date: Friday, September 24, 2010 Sheet 34 of 83






www.aitech1.ru

PEGATRON DT-MB RESTRICTED SECRET

**PEGATRON** Title : RJ45+USB2.0


PEGATRON CORP. Engineer: Livy\_Zhu

Size	Project Name	Rev
A3	IPMSB-BE/CR	1.00
Date: Friday, September 24, 2010	Sheet 36 of 83	



08/13: NI LPT header From Fab.B

8/18:  
change LPT header from 12X60202DB10 to 12X60202DIW0



PEGATRON DT-MB RESTRICTED SECRET


**PEGATRON** Title : PRINT PORT

Pegatron Corp. Engineer: Livy\_Zhu

Size A3	Project Name IPMSB-BE/CR	Rev 1.00
------------	-----------------------------	-------------


Date: Friday, September 24, 2010 Sheet 37 of 83





NOTE:  
Pull up "AUXDET" with a 10K ohm to  
"VDD33" when "PERSTB" is low during S3.  
If the "PERSTB" is high during S3, the  
"AUXDET" is PD to GND.


CSEL	P6
U2PVSS	N11
U3AVSS	N12
U3AVSS	D6
GND1	K13
GND2	K14
GND3	J13
GND4	P4
GND5	C14
GND6	A1
GND7	A2
GND8	A3
GND9	A4
GND10	A5
GND11	A7
GND12	A9
GND13	A11
GND14	A13
GND15	A14
GND16	B3
GND17	B4
GND18	B5
GND19	B6
GND20	B7
GND21	B8
GND22	B9
GND23	B11
GND24	B13
GND25	B14
GND26	C1
GND27	C2
GND28	C3
GND29	C10
GND30	C11
GND31	C12
GND32	C13
GND33	D3
GND34	D4
GND35	D11
GND36	D12
GND37	D13
GND38	D14
GND39	E1
GND40	E2
GND41	E3
GND42	E4
GND43	F4
GND44	F6
GND45	F7
GND46	F8
GND47	F9
GND48	F11
GND49	F12
GND50	G1
GND51	G2
GND52	G6
GND53	G7
GND54	G8
GND55	G9
GND56	G11
GND57	G12
GND58	G13
GND59	H6
GND60	H7
GND61	H8
GND62	H9
GND63	H12
GND64	J3
GND65	J4
GND66	J6
GND67	J7
GND68	J8
GND69	J9
GND70	J11
GND71	J12
GND72	K3
GND73	K4
GND74	L1
GND75	L2
GND76	L3
GND77	L4
GND78	L6
GND79	L7
GND80	L11
GND81	L12
GND82	M3
GND83	M4
GND84	M5
GND85	M6
GND86	M7
GND87	M8
GND88	M9
GND89	M10
GND90	M11
GND91	M12
GND92	N3
GND93	N7
GND94	N9
GND95	N13
GND96	P1
GND97	P2
GND98	P7
GND99	P9
GND100	P11




www.aitech1.ru



NOTE:  
0722-0066000 ESD PROTECTION SOT1059 NXP/IP4284CZ10-TB  
0722-003Y000 ESD PROTECTION TSLP-9-1 INFINEON/ESD5V3U4U-HDMI







# INTERNAL SPEAKER HEADER

43 MONO\_OUT >>  
SPKR:  
From Audio CODEC


Note:(Layout)  
Please add some GND vias on thermal pad

22,43,79,80 SPKR >>  
SPKR:  
From PCH

MUTE#:  
Please select a GPO pin from SB or SIO  
43 EAPD >>  
NI 1 2 AR49  
mx\_r0402


Net	Level	H Level	L Level
Mute#	Non-Mute	Mute	
AZ_GPI00#	Non-Mute	Mute	

The SSM22113 is a high performance audio amplifier that delivers 1 W rms of low distortion audio power into a bridgeconnected 8  $\Omega$  speaker load (or 1.5 W rms into 4  $\Omega$  load).




## Front Audio Header

YELLOW



If front HP-OUT is not support retasking,  
these Vreference circuit can be removed.




AL87/AL89/AL91/AL93/AL95/AL97; Please use  
09X131216000 instead of 0 ohm if you found have  
EMI issue

## Azalia Rear Audio Connector

Note:  
AR61& AR67& AR73 placed near to codec  
for avoid JD malfunction

Note:  
AR82 & AR74 placed near to codec  
for avoid JD malfunction







Note(CD\_IN\_JD):

If LINE1(PIN23/24) are used  
to be rear Line-in port ,  
please change this connection to  
"SENSE\_A"(serial resistor : 10K)

If for HP CPC 6+3 configuration  
just keep "CD\_IN\_JD"

AL88/AL90/AL92/AL94/AL96/AL98; Please use  
09X131216000 instead of 0 ohm if you found have  
EMI issue

## SPDIF OUT2 CONNECTOR



PEGATRON DT-MB RESTRICTED SECRET

**PEGATRON** Title : REAL AUDIO CONN


Pegatron Corp. Engineer: *Livy\_Zhu*

Size A3 Project Name **IPMSB-BE/CR** Rev 1.00


Date: Friday, September 24, 2010 Sheet 46 of 83



# FRONT USB HEADER Port 7 & 8




# FRONT USB HEADER Port 5 & 6






## FRONT USB HEADER Port 1 & 2



## FRONT USB HEADER Port 3 & 4




PEGATRON DT-MB RESTRICTED SECRET


**PEGATRON** Title : USB HEADER-2

Pegatron Corp. Engineer: *Livy\_Zhu*


Size A3	Project Name IPMSB-BE/CR	Rev 1.00
Date: Friday, September 24, 2010	Sheet 49 of 83	




COLOR = BLACK



COLOR = BLACK




COLOR = BLACK



COLOR = BLACK



Please do not leave pin 103 VCORE\_REFIN floating.  
Otherwise, pin 63 PSON# will be affected and the system cannot be booted.




NOTE :  
PIN51/52/54/55 is OD PIN  
Please check if another side  
already Pull-up


## SM BUS

StandBy: To PCH, PCI-Ex16, PCI-Ex1, PCI, SIO

Main Power: To SIO, DDR, VCORE\_CONTROLLER, HECETA, CPU\_XDP, PCH\_XDP



## SM BUS Control



PEGATRON DT-MB RESTRICTED SECRET

**PEGATRON** Title : SMBUS CONTROL

Pegatron Corp. Engineer: *Livy\_Zhu*

Size A3	Project Name <b>IPMSB-BE/CR</b>	Rev 1.00
------------	------------------------------------	-------------

Date: Friday, September 24, 2010 Sheet 54 of 83


# 08/13: NI TPM From Fab.B

change to W210I  
023E-000D000


BADD	SELECTION
0	EEh-EFh
1	7Eh-7Fh

1 : left open  
0 : pulled down

Test Mode	Test Starp	BADD Starp
XOR tree	4.7K external	No pull-down resistor
TRI-state	pull-up resistor	10K external pull-down resistor




W/POST





# REAR FAN



COLOR: RED  
W/POST

PEGATRON DT-MB RESTRICTED SECRET


**PEGATRON** Title : REAR FAN CIRCUIT

Pegatron Corp. Engineer: *Livy\_Zhu*


Size A3	Project Name <b>IPMSB-BE/CR</b>	Rev 1.00
------------	------------------------------------	-------------

Date: Friday, September 24, 2010 Sheet 57 of 83


NOTE:  
PWRBTN# of PCH is internally pulled-up in PCH to 3.3 V standby through a weak pull-up 24Kohm.



## SM BUS Control



## SPI BIOS ROM - 32 Mbit



PEGATRON DT-MB RESTRICTED SECRET


**PEGATRON** Title : SPI ROM

Pegatron Corp. Engineer: Livy\_Zhu


Size A3 Project Name IPMSB-BE/CR

Date: Friday, September 24, 2010 Sheet 59 of 83

## ATX POWER\_24P SUPPLY CONNECTOR




BOTTOM SIDE VIEW




TOP SIDE VIEW

## PCB





## VRM POWER\_4P SUPPLY CONNECTOR



Nodes related to different power planes

Node	Goal Q'ty
+5V	5
+5VSB	5
+12V	5
-12V	5
+3V	5
+Vcore	10
GND	15
+12V_CPU	10



BOTTOM SIDE VIEW

PEGATRON DT-MB RESTRICTED SECRET

**PEGATRON** Title : ATX 24P CONN


Pegatron Corp. Engineer: *Livy\_Zhu*

Size A3 Project Name IPMSB-BE/CR Rev 1.00


Date: Friday, September 24, 2010 Sheet 60 of 83

# +3P3VA



Imax = 1.5A  
Pd = 2.55W



## +3P3VA => +3VSB



## +5VA => +5VSB




PEGATRON DT-MB RESTRICTED SECRET

**PEGATRON** Title : +3VA,+3VSB,+5VSB


Pegatron Corp. Engineer: *Livy\_Zhu*

Size A3 Project Name **IPMSB-BE/CR** Rev 1.00

Date: Friday, September 24, 2010 Sheet 61 of 83




## +1P5V\_DUAL Enable



## +1P5V\_DUAL ==> +VTT\_DDR...(1A)

DDR3 DIMM (4) 1333MHz  
V\_SM\_S0: Vddq (15A)  
V\_SM\_S3: Vddq (1.0A)  
V\_SM\_VTT\_S0: Vddq/2 (1.0A TDC)




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : +VTT\_DDR&+1P5V\_DUAL\_EN

Pegatron Corp. Engineer: Livy\_Zhu


Size A3 Project Name IPMSB-BE/CR Rev 1.00

Date: Friday, September 24, 2010 Sheet 63 of 83










## +5V\_DUAL (DC/DC)

+5V\_DUAL  
S0 => 8-9A  
S3 => -1.5A

## +5V\_DUAL\_USB\_B




PEGATRON DT-MB RESTRICTED SECRET  
<Variant Name>

PEGATRON		Title : DUAL POWER	
Pegatron Corp.		Engineer: <i>Livy_Zhu</i>	
Size	Project Name	Rev	
A3	IPMSB-BE/CR	1.00	
Date: Friday, September 24, 2010		Sheet	67 of 83







8 / 25  
NOBOM ST169 1

NOTE:  
PGOOD is allowed to transition high until  
soft start finished over and the output voltage reaches  
87.5% of its set voltage.



## VRM\_EN









**+3P3V\_LAN**

8/26:delete +3P3V\_ME
















## Output CAP

Table 30-2. Decoupling Requirements

Capacitance	Qty	ESR (each)	ESL (each)	Filter	Placement	Notes
Aluminum Polymer 560µF	4	7mΩ	1.4nH	Output	North of processor - as close to RM keep-out as possible	1
22µF 0805 X5R	18	5mΩ	0.55nH	Output	14 - Inside processor socket cavity 4- North of processor - as close to RM keep-out as possible	1, 2 3
Aluminum Electrolytic 390µF	4	51mΩ	6.1nH	Input		1
4.7µF X5R	9	7mΩ	0.6nH	Input		1



7/16:  
change it




## Output CAP


Table 30-4. VCCAXG Decoupling Requirements


Capacitance	Qty	ESR (each)	ESL (each)	Filter	Placement	Notes
Aluminum Polymer 560µF	4	7mΩ	1.4nH	Output	East of processor - as close to RM keep-out as possible	1
22µF 0805 X5R	6	5mΩ	0.55nH	Output	4 - inside processor socket cavity 2(empty) - Bottom of board, near socket	1, 2 3
4.7µF X5R	3	7mΩ	0.6nH	Input		1

PL-CAP \*4  
MLCC \*6




# Back PS/2 with dual USB connector






## External RTC Circuitry




## Battery Socket

## SPEAKER


$$I = 5 / (100 + 40) = 35.7\text{mA}$$




## Standby LED




## IERR# : RED




NOBOM  
H1  
SCREW\_HOLE\_160\_HP




NOBOM  
H3  
SCREW\_HOLE\_160\_HP




NOBOM  
H4  
SCREW\_HOLE\_160\_HP




NOBOM  
H5  
SCREW\_HOLE\_160\_HP



NOBOM  
H7  
SCREW\_HOLE\_160\_HP




NOBOM  
H8  
SCREW\_HOLE\_160\_HP





ONLY FOR INTEL SCREW HOLE

LB1



LB2



PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : RTC/CMOS/SPKR

Pegatron Corp. Engineer: Livy\_Zhu

Size A3 Project Name IPMSB-BE/CR


Date: Friday, September 24, 2010 Sheet 79 of 83

## BIOS CONFIGURATION



## LPC DEBUG PORT

08/13: NI LPC From Fab.B  
(after PCI debug verified)



PEGATRON DT-MB RESTRICTED SECRET


**PEGATRON** Title : BIOS and LPC header


Pegatron Corp. Engineer: *Livy\_Zhu*

Size	Project Name	Rev
A3	IPMSB-BE/CR	1.00


Date: Friday, September 24, 2010 Sheet 80 of 83








## INTEL CPU XDP DEBUG PORT





	1
--	---